The operation of an integrated two-dimensional complementary metal-oxide-semiconductor inverter with well-matched input/output voltages is reported. The circuit combines a few-layer MoS2 n-MOSFET and a black phosphorus (BP) p-MOSFET fabricated using a common local backgate electrode with thin (20 nm) HfO2 gate dielectric. The constituent devices have linear threshold voltages of 0.8 V and +0.8 V and produce peak transconductances of 16 S/m and 41 S/m for the MoS2 n-MOSFET and BP p-MOSFET, respectively. The inverter shows a voltage gain of 3.5 at a supply voltage, VDD = 2.5 V, and has peak switching current of 108 A and off-state current of 8.4 A (2.4 A) at VIN = 0 (VIN = 2.5 V). In addition, the inverter has voltage gain greater than unity for VDD > 0.5 V, has open butterfly curves for VDD > 1 V, and achieves static noise margin over 500 mV at VDD = 2.5 V. The voltage gain was found to be insensitive to temperature between 270 K and 340 K, and AC large and small-signal operation was demonstrated at frequencies up to 100 kHz. The demonstration of a complementary 2D inverter which operates in a symmetric voltage window suitable for driving a subsequent logic stage is a significant step forward in developing practical applications for devices based upon 2D materials.
Introduction
Two-dimensional (2D) materials are of interest for numerous device applications because of their layered crystal structure which provides excellent thickness scalability down to the sub-nanometer level, and enables materials integration onto arbitrary substrates. [1] [2] [3] The most commonly studied 2D material, graphene, is attractive due to its high carrier mobility, but the absence of an energy gap limits its usefulness for use in logic transistors. 4, 5 This shortcoming has led to the exploration of other 2D materials, including transition metal dichalchogenides (TMDs) such as MoS2, [6] [7] [8] MoSe2, 9 MoTe2, 10, 11 WSe2, 12 WS2, 13 and more recently, black phosphorus (BP). 14 -16 These materials are advantageous since they have a layered crystal structure and can be realized in monolayer form, but also have a finite band gap and can thus create high-performance transistors with high on-to-off current ratio. Therefore, TMDs and BP are promising for future scaled CMOS circuits, as well as thin-film and flexible electronics applications.
Recent reports have shown excellent performance for MoS2 n-MOSFETs including high drive current and low contact resistance 17, 18 and nearly-ideal subthreshold slope. 19 More recently, BP has been shown to be promising for use in high-performance MOSFETs. 20 Despite the promise of 2D semiconductors for use in discrete transistors, building complementary circuits has proven difficult. This is due to the difficulty of fabricating high-performance n-and p-MOSFETs using a single 2D semiconductor. Logic inverters have been demonstrated using a variety of 2D materials including MoS2, MoTe2, WSe2 and BP, but these prior demonstrations suffer from various shortcomings that limit their potential for use in high-performance complementary logic. For instance, unipolar inverters and ring oscillators consisting of depletion and enhancement mode MoS2 n-MOSFETs 21 , 22 have been reported, but such circuits have high standby current and are not suitable for low-power applications. In addition, several demonstrations of complementary TMD circuits using a blanket substrate gate have been reported, [23] [24] [25] [26] [27] but such a device structure is not suitable for multi-stage circuits, which is essential for practical applications. In addition, in much of the prior work, the input and output voltage ranges of the inverters are not matched, 15, [23] [24] [25] 27, 28 making them lack the capacity to drive subsequent logic inverter stages. In some cases, electrostatic doping has been utilized 25, 26 to correct this problem, but once again, such individual device tuning is not practical for large-scale implementation. Reports of WSe2 logic inverters have been reported, but these circuits operated at low drive currents and the ability to simultaneously achieve high drive currents for both p-and n-MOSFETs in WSe2 is unclear. [29] [30] [31] A promising alternative to using a single 2D material for CMOS circuits would be to combine MoS2 n-MOSFETs with BP p-MOSFETs, and one such demonstration of a CMOS logic inverter has been reported in the literature. 15 However, the demonstration in reference 15 is not suitable for use in realistic logic circuits, once again due to poor input/output voltage window matching.
In this letter, we provide the first demonstration of a high-performance 2D logic inverter fabricated using an MoS2 n-MOSFET and a BP p-MOSFET. Finally, the AC large and small signal operation is analyzed and operation at frequencies up to 100 kHz is demonstrated, which is the highest speed reported to date for a 2D CMOS logic circuit. These results establish a critical step towards creating high-performance logic circuits using 2D semiconducting materials.
Fabrication
The device fabrication started by using a bulk silicon wafer upon which a 110-nm-thick SiO2 film was grown using thermal oxidation. After patterning alignment marks, a local gate electrode was patterned using electron-beam lithography (EBL). A 2-m wide gate stripe was patterned in PMMA and then a combination of dry and wet etching was used to recess the SiO2 before evaporating and lifting off 
Results and Discussion
The devices were measured with an Agilent B1500A semiconductor parameter analyzer in the dark using a cryogenic vacuum probe station at a pressure of < 10 -5 Torr. No surface passivation was utilized In addition to testing the individual device elements, the integrated circuit was tested as an inverter and the results are shown in Figure 3 . In all of these measurements, the common gate electrode was biased at an input voltage, VIN, the shared drain contact was monitored as the output voltage, VOUT, and the source contact of the BP p-MOSFET was biased at a fixed value of VDD. Finally, all voltages were referred against the MoS2 n-MOSFET source terminal voltage which was held at zero voltage source and is labeled GND in Figure 1 . The inverter was tested at supply voltages ranging from VDD = 0.25 V to 2.5 V, in steps of 0.25 V. At each VDD value, VOUT and the inverter current were measured versus VIN between 0 V to VDD. Figure 3a shows VOUT vs. VIN, while the voltage gain is plotted vs. VIN in Figure 3b .
Here, it can be observed that the device displays peak voltage gain, Gpeak, great than 1 for supply VDD > The devices also have excellent noise margin, with a value of 502 mV extracted from the open area of the butterfly curve as shown in Figure 3d . These results indicate that our hybrid BP/MoS2 inverter is capable of driving subsequent inverter stages. The VDD-dependence of the inverter operation is summarized in Figure 4 . As shown in Figure 4a , Gpeak increases from 1.1 to 3.5 going from VDD = 0.5 to 2.5 V, while the max-to-main current ratio (Figure 4b ) also increases with increasing VDD, where the delayed onset of the increase is due to the slightly non-linear turn-on of the MoS2 n-MOSFET. Finally, the static noise margin vs. VDD is plotted in Figure 4c , where it can be seen that open butterfly characteristics are observed down to VDD = 1 V. Once again, reducing the on resistance of the n-MOSFET should allow inverter operation to even low supply voltages.
In order to evaluate the performance of the inverter in a realistic VLSI chip, the temperature dependence of the integrated inverter circuit was studied as a function of temperature which was varied between 270 K and 340 K. Figure 5a shows the in/out characteristics of the inverter, in which VOUT is plotted vs VIN with a supply voltage of 2.5 V, while the gain and drive current vs. VIN for the same temperatures are shown in Figures 5b and 5c . Several revealing trends are evident in the temperaturedependent data. First, the peak voltage gain is found to be virtually constant with temperature, and only a small decrease in the voltage of the peak gain characteristics is found with increasing temperature. Secondly, the on-to-off current ratio decreases somewhat with increasing temperature and this is due to an increase in the gate-induced drain leakage (GIDL) of the BP p-MOSFET. Finally, it can be observed that when the input is high, the low output voltage tends to deviate from zero with higher temperature. This is also due to the off-state current flow in the p-MOSFET, which directly leads a non-zero voltage drop across the n-MOSFET, preventing the output low from reaching 0 V.
Finally, AC measurements were performed on the inverter and the results are shown in Figure 6 .
Here, a function generator was connected between the input gate electrode and ground and the resulting output signal between the shared drain terminal and ground was monitored using a digital oscilloscope. characteristics performed at the same conditions, the peak AC gain was found to be larger, and this difference could be due to slow trapping effects in the gate dielectric, particularly in the BP p-MOSFET, as evidenced by the hysteretic behavior evident in Figure 2d . Figure 6d shows a plot of GAC vs. frequency at VDD = 2.5 V, there VIN-DC was adjusted to be at the peak gain condition. The gain roll-off occurs as expected with unity voltage gain reached at f = 100 kHz.
Discussion and Conclusions
The results reported in this paper provide important information on the suitability of integrating MoS2
and BP to create CMOS logic circuits. First of all, the results show that these devices are capable of reasonably symmetric performance, in that the current drive and threshold voltages are well matched, without the use of external control gates for threshold adjustment. In addition, the circuit performance is achieved using a common gate metal, dielectric and contact metallization, which could help to streamline future CMOS integration. In addition, while the exfoliation technique is not necessarily an extendable process, the results do show that the process of forming gate electrodes and subsequent transfer of the 2D material onto the pre-patterned substrate can result in high-performance devices and this work could help to spur development of techniques to transfer CVD material for more complex circuit operation.
It is clear that numerous improvements in the performance are possible with design optimization. In particular, while the threshold voltages are matched in our devices, they operate slightly in depletion mode, resulting in relatively high off-state leakage in our inverter. Thinning of the dielectric is likely to increase the threshold voltage in both devices. In addition, thinning the black phosphorus channel of the p-MOSFET should also help to improve the off-state leakage, since the increased band gap should have the effect of shifting the threshold voltage negative, as well as reducing the GIDL current. Improved matching could also be achieved by using a mesa etch to adjust the relative sizes of the MoS2 and BP transistors.
Improved performance can also be achieved by eliminated parasitic elements. The intrinsic speed of the devices should be much faster than the current 100 kHz performance, which is attributed to both test setup capacitances and inductances as well as substrate coupling of the large probe pads. The intrinsic delay can be calculated as follows. The total capacitance, Ctot, of the combined circuit be calculated as Ctot = LW × r0/tox, where L = 2 m is the total length of the gate electrode, W = 26 m is the combined width of the p-and n-MOSFETs, r = 16.6 is the dielectric constant of our ALD HfO2 as determined from reference 20, tox = 20 nm and 0 is the permittivity of free space. These parameters produce a value of Ctot = 0.38 pF. Given the peak drive current, Ipeak, of 108 A at VDD = 2.5 V, the intrinsic delay, , can be calculated as  = CtotVDD/Ipeak = 8.8 nsec, corresponding to a maximum frequency of 18 MHz.
Additional challenges that need to be addressed in order to improve the performance include improving the contact resistance, scaling the dielectric thickness and minimizing parasitic capacitance.
From Figure 2 , the contact resistance is very high, particularly in the MoS2 device, and so reducing resistance arising from the Schottky contacts will be a key component in further enhancing the performance, particular at low supply voltages. Much more aggressive gate dielectric scaling should also be possible, particularly since 2D transistors with 7-nm HfO2 have already been demonstrated. 20 In addition to allowing aggressive gate length scaling, dielectric scaling should also improve transmission coefficient of the contacts by increasing the electric field at the metal-semiconductor interface. Finally, utilization of a self-aligned geometry will be important in the future to minimize overlap capacitance between the gate and channel.
Finally, we note that some degradation in the device performance was observed over the course of the measurements reported in this paper. In particular, for the AC data in Figure 6 , which was taken several weeks after the DC results, we found that the low input voltage was observed to be higher than in the DC shown in Figures 2-5. We believe this degradation is due to an increase in the GIDL current of the BP p-MOSFET, and is attributed to intermittent exposure to atmosphere between the DC and AC measurements. These results show that efficient passivation techniques will be needed for stable circuit operation, and the effect of passivation on the threshold voltages and current matching will be important aspects of future optimization.
In conclusion, we have demonstrated and characterized a complementary logic inverter fully based on integrated MoS2 n-MOSFETs and BP p-MOSFETs. The devices utilize a backgate structure that allows high transconductance and excellent subthreshold slope to be obtained for both of the constituent transistors. The large switching current, symmetric input/output characteristics and high static margin of the inverter show the potential of these materials for use in large scale integrated circuits. The inverter also shows consistent operation over a wide temperature range and voltage gain at frequencies up to 100 kHz. Calculations suggest intrinsic speed > 10 MHz, and assuming CMOS scaling trends can be applied to 2D materials, then scaling the logic speed into the GHz regime should ultimately be possible.
These results are encouraging for creating high-performance logic circuits using hybrid integration of different 2D semiconducting materials. 
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Methods
Device and integrated circuit fabrication. The fabrication of our inverter circuit started with dry thermal oxidation of a 110-nm-thick SiO2 layer on a Si substrate. Alignment marks were first patterned on the substrate by spinning poly methyl methacrylate) (950 ka.u. PMMA) and then patterning with electronbeam lithography (EBL) using a Vistec EBPG 5000+ system. After development in 1:3 MIBK:IPA and rinsing in IPA; Ti / Au (10 nm / 100 nm) was deposited using electron-beam evaporation followed by a solvent liftoff in acetone followed by an IPA rinse. Next; the local back gate contacts were patterned.
Once again; 950 ka.u. PMMA was spin-coated on the wafer and EBL was used to pattern 2-m wide; 80-m long stripes connected to enlarged pad regions for wafer probing. After development in 1:3 MIBK:IPA; the sample went through a 5sec oxygen plasma to remove PMMA residues and a reactive ion etching with CHF3/CF4/Ar to create a 40-nm deep recess in the SiO2 layer. The sample was then etched in a 1:10 buffer oxide etch (BOE) for 12 seconds to create a roughly 50-nm recess in the SiO2; and the recess depth was determined using a surface profilometer (KLA-Tencor P-7) before Ti / Pd (10 nm / 40 nm) was evaporated using electron-beam evaporation. After lift off in acetone / IPA; 20 nm of HfO2 was deposited using atomic layer deposition (ALD) using Tetrakis(dimethylamido) hafnium(IV) and water vapor as the precursors. MoS2 purchased from SPI and black phosphorus (BP) purchased from Smart Elements were then mechanically exfoliated onto Polydimethylsiloxane (PDMS) stamps activated on glass slides. With a specially designed optical alignment station; few-layer MoS2 and BP flakes were aligned and transferred onto the same gate finger on the HfO2-coated substrate. Atomic force microscopy analysis after device fabrication revealed that both the MoS2 and BP flakes had thicknesses of 8 + 1 nm, where the thickness resolution was limited by roughness of the underlying gate metal. Due to degradation issues with the black phosphorus; the MoS2 flake was exfoliated and aligned first; followed by the BP flake. A solvent clean was performed to remove PDMS residue and then PMMA was spin-coated right after transferring to prevent air degradation of the BP; and the sample was then stored in a black jar filled with desiccant. PMMA was spin-coated and EBL was then performed to open source and drain contact windows where the two devices shared the same drain contact as shown in Figure 1 . Ti / Au (10 nm / 80 nm) metallization was again evaporated and lifted-off in acetone/IPA to complete the circuit fabrication.
After completion of the lift off; the sample was loaded into the vacuum chamber of the Lakeshore cryogenic probe station for testing. No surface passivation was utilized.
Device and circuit characterization. All of the device and circuit characterization was performed under vacuum conditions (~ 10 -5 Torr) using a Lakeshore CPX-VF cryogenic probe station with triaxial probe feedthrough connections. For the DC measurements, and Agilent B1500A semiconductor device parameter analyzer was utilized. The temperature-dependent measurements were performed with liquid nitrogen cooling and a heated stage feedback loop to stabilize the temperature. AC measurements were performed using a two-channel Keysight 33522B function generator, where one channel was used to supply the square wave or sinusoidal input waveform, while the other was used to provide the constant DC supply voltage. Both the input and output waveform data were monitored with a two-channel Keysight 3012C digital oscilloscope. For the input waveforms shown in Figures 6a and 6b , a correction was applied to the data to account for a zero offset in the oscilloscope calibration. All the testing channels and the circuit shared a same ground terminal. 
